In general, the active clock edge that triggers data changes is configurable. In this example, we use the rising edge. The MyHDL code of the SPI slave is shown in Listing 1. A classic Python function ...