The code was translated into VHDL by Frans Schreuder in 2020. Some changes were also made to the behaviour: Disparity is registered internally ... input to the decoder) have a reverse bit-order ...

This dataset is constructed by translating a collection of Verilog evaluation problems to VHDL and aggregating publicly available VHDL problems, resulting in a total of 202 problems. To assess the ...