Single Cycle Processor written from scratch in SystemVerilog for executing the machine code of RISC-V ISA. RISC-V is an open standard instruction set architecture based on established reduced ...