This work proposes a new tool to support Bluespec SystemVerilog code generation based on models represented via Activity and State UML diagrams. The tool accepts as input the XMI format and the ...