This repository holds files related to the development of a Single-Cycle Processor developed during the Digital Systems Architecture course.

RISC-V CPU Base Integer 32 bit ISA Implementation in Verilog HDL (Singlecycle, Multicycle, Pipelined). Update with more extension functionalities in the future.