The Verilog language has contained tasks since its beginning. A task is a collection of statements that perform some common function. Furthermore, a task is different than a Verilog function in that ...

The automation proposed in [6] is a good start, but needs to be extended for SystemVerilog constructs. Any function or task can be thought of as a transaction. Individual tasks and functions or groups ...