This approach would be especially interesting for FPGAs, which have Configurable Logic Blocks (CLBs) implementing different functions with distinct fault probabilities. In this context, this work ...

The proposed test structure uses high density standard logic gates as detection circuit for sensing Single Event Transients (SETs) that are then forwarded to a skewed NAND-NOR readout chain which ...