A power efficient 5-bit parallel comparator analogue to digital converter has been innovated and highlighted in this paper. The block diagram of the converter is provided by two schematic blocks. One ...

The present work on 5-bit 1.5 GS/s ADC explores new architectural strategy of circuit design in optimizing the power using reduced comparator architecture. The proposed circuit using only 5 ...