The authors extend this pragmatic approach to the case where the core of the trellis decoder is a Viterbi decoder for a punctured version of the de facto standard, rate 1/2 convolutional code.

In this correspondence, we discuss the performance of prototype CMOS binary-to-quaternary encoder and quaternary-to-binary decoder test circuits that have been realized on a gate array IC chip.