For example, your design may depend on an input changing ... use strange Verilog features that we don’t normally use in our regular code. The first thing to do is create a module for the testben ...