Problem 2: Design a 4 to 2 priority encoder (0>1>3>2) using Verilog HDL and verify using timing diagram. Note: Show and discuss the case when multiple input bits are high. About. No description or ...