but some microprocessor vendors will drop hints at this week's Embedded Processor Forum suggesting that the approach may be too unwieldy for system-on-chip design. Rather than closely wed cache memory ...