The gate sequence in Fig. 1c is executed with D t and D b both prepared in and D m in . ... Figure 4: Detection of bit-flip errors. (a) Sequence used to assess performance of bit-flip QEC.