Regardless where deployed, assertions and coverage for typical behaviors can be packaged in modules or interfaces for reuse as part of a basic SystemVerilog Assertion ... of assertions and assumptions ...

SystemVerilog is a set ... specified properties must be true. For example, Concurrent assertions like these are checked throughout simulation. They usually appear outside any initial or always blocks ...