Verilog HDL Implementation – Decoders (2:4, 3:8) This repository includes the Verilog design and simulation of decoder modules, essential for digital system design and address selection logic.