You don’t usually think of simulating Verilog code — usually for an FPGA — as a visual process. You write a test script colloquially known as a test bench and run your simulation.… ...

With Verilog, you generally won’t create flip flops directly, but will let the compiler infer them from your code. Let’s jump right in with some examples. I’ll explain these each in more ...