I was wondering if there's a way to tell VHDL-LS to add second time package of vcomponents to primary declared? Vivado needs two files for package vcomponents of library unisim: 'c:\Xilinx\Vivado\2021 ...