To design a half subtractor and full subtractor circuit and verify its truth table in Quartus using Verilog programming. Subtractor circuits take two binary numbers as input and subtract one binary ...

This paper proposes a novel circuit design of two Ternary Half Subtractor (THS) and a Ternary Full Subtractor (TFS) using Double pass transistor logic (DPL). The proposed THS is implemented by using ...

Reversible logic has drawn great attention in recent years due to its emerging propagation in diverse range of areas. In this paper, we present a novel approach to unite addition and subtraction ...

Contribute to Prajeeth17/Experiment-03-Half-Subtractor-and-Full-subtractor development by creating an account on GitHub.