The adder looks complicated, but it really is just a half-adder and full-adder piped together in exactly the same way it would be wired up with CMOS or TTL gates. The video below shows it in action.

A new technical paper titled “Non-Traditional Design of Dynamic Logics using FDSOI for Ultra-Efficient Computing” was published by researchers at University of Stuttgart, UC Berkeley, Indian Institute ...