The algorithm presented here demonstrates the fault tolerance capability of the design and is implemented for a full adder circuit but can be generalized for any other digital circuit. Using ...

The introduced MT-MOS transistors decrease the power dissipation of adder circuit by reducing sub threshold leakage current. The FTL dynamic logic is another technique used to increase operating speed ...