Touted as the industry's only sequential-logic equivalence ... checks functional equivalence between two versions of an RTL design that have differences in architecture and timing.