Intended for modelling at RTL levels, SystemVerilog adds several 2-state data types as illustrated in Table 1. Table 1. SystemVerilog built-in 2-state data types. All the above 2-state logic types are ...