In the case of cynth, each C function creates a Verilog module that has the same arguments ... and three control signals. One is an input that enables the processing. There are two outputs.