The input might be a logic expression ... You may notice that some of the variables in the Verilog code are of type wire and some are of type reg. A wire has to be constantly driven to some ...

I wanted to write a post about doing state machines in Verilog and target ... Sure, you can ship data out on I/O pins and then use a regular logic analyzer to pick up the data.