JK flip-flop is the modified version of SR flip-flop. It operates with only positive clock transitions or negative clock transitions. The circuit diagram of JK flip-flop is shown in the following ...

In this paper, we present a compiler (EDA tool) that automatically synthesizes asynchronous Quasi-Delay-Insensitive (QDI) circuits from Verilog HDL specification. The proposed compiler receives ...