The difference is simple: combinatorial logic is all logic gates ... Verilog provides an initial block that is usually not valid for synthesis, but will be the main part of most test benches.

You don’t usually think of simulating Verilog code — usually for an FPGA — as a visual process. You write a test script colloquially known as a test bench ... It may not be obvious, but ...