You might get some printed information or you might get a graphical result by dumping a waveform ... If you aren’t up on Verilog, you can use the “Load Example Code” button to pick a ...

Adding assertions early and throughout the ASIC design cycle is the best way to independently check that design code reflects ... since none of the waveforms look anything like our original timing ...