The VLSI design cycle is divided into ... LEC comprises of three steps as shown below: Setup Mode, Mapping Mode and Compare Mode. Fig-1. Logical Equivalence Check flow diagram There are various EDA ...