Circuit delay is increasingly affected by process variations at lower technology nodes ... mainstream design groups to also consider clock mesh. An examination of clocking structures explains why.

Clock tree synthesis (CTS) is at the heart of ASIC design and clock tree network robustness is one ... Merging test clocking with functional clocking and lower technology nodes adds to this complexity ...