SystemVerilog ... properties on interface signals are used as assertions to verify the block on one side of the interface and as assumptions to verify the block on the other side. Fig. 1 Use of ...

Virtual interfaces are interface ... with unique characteristics. For example, a module could be parameterized to allow the data bus width to be defined when the module is declared and the parameter ...