However, in a multiprocessor system where cache coherency among multiprocessor ... Figure 1 shows a possible block diagram of a directory-based multiprocessor on-chip design using OCP and coherence ...

but some microprocessor vendors will drop hints at this week's Embedded Processor Forum suggesting that the approach may be too unwieldy for system-on-chip design. Rather than closely wed cache memory ...