This paper is to design 1-bit full subtractor by using CMOS180nm technology with reduced number of transistors and hence it is efficient in area, speed and power consumption.

In parallel, investigations into the design of reversible ternary full-adder/full-subtractor circuits have reported promising reductions in quantum cost and energy dissipation, emphasising the ...