Here using a five-qubit superconducting ... restricting to bit-flip errors. Figure 1: Quantum processor and gate sequence for implementing and characterizing bit-flip QEC by stabilizer measurements.