Figure 2c. Link utilization of RapidChip Platform ASIC implementation. Figure 2d. Link utilization of FPGA implementation. Its ASIC-like latency allows credits to be received back fast enough to avoid ...