Figure 3a is a circuit diagram designed with a PTL configuration together with a truth table for the OR gate. The outputs for all four ( A , B ) input combinations are shown in Fig. 3b ...