System Verilog is a superset of verilog. It embodies OOPS concepts such as polymorphism, encapsulation, arrays (packed and unpacked arrays), and classes. These and other features of System Verilog ...