The work is based on the existing knowledge that the full set of logic operations can be performed using a combination of NAND (not-and) gates.