We employ a multi-bus system and design the controllers for a dynamically reconfiguration. A JPEG encoder and decoder that are open-source IPs are used as target applications. The proposed ...

“Thanks to the flexible and scalable architecture of our cores, we are able to offer our customers a unique upgrade path, ranging from ultra-compact JPEG 2000 HD and DCI cores in the smallest FPGA ...