After figuring out the signal lines to the panel, [EiNSTeiN_] pored over the timing diagrams ... FPGA board couldn’t manage that speed so [EiNSTeiN_] cut the FPGA clock in half. While LCD ...