ALINT 2009.10 offers a set of VHDL or Verilog® design rules optimized to detect HDL code, design and verification issues including: design recoding practices, design reviews and safe synthesis ...