Python script to generate Verilog modules which compute the absolute value of arbitrarily wide signed integers. The user must specify how many bits wide the integer input will be. This script was used ...