if a task-function has common code for two different monitors and for two different interfaces, a DV engineer mostly adds duplicate code in both the monitors. There are many other cases where we see ...

The Verilog language has contained tasks since its beginning. A task is a collection of statements that perform some common function. Furthermore, a task is different than a Verilog function in that ...