Figure 4 shows a high-level block diagram of a PCI Express Gigabit Ethernet controller design based on several pieces of digital and analog IP, both internal and licensed and with different levels of ...