Abstract: This paper presents the implementation of design of a non-pipelined processor that generates memory read/write requests to a direct-mapped and a 4 - way set associative mapped cache ...