The table below defines the mapping between the basic SystemVerilog data types and the corresponding C types. The input mode arguments of type byte unsigned and shortint unsigned are not equivalent to ...