Consider this code ... The D input will be tied to a logic 1. The Verilog compiler is smart enough to know that b should equal 1 in this case and has to generate extra circuitry (a latch) to ...