In this paper, we present a methodology based on model checking tool for the correction and verification of SysML internal block diagram with discrete time constraint. We describe the mapping of SysML ...

Since 2010, he has been with the Department of Embedded Technology, School of Electronics Engineering, VIT. He has published research articles in international journals. His research interests include ...