This is because, the order of gate simulation is not correct. So to observe the correct simulation results, the circuit needs to be levelized. Figure 1: Example of a Combinational Logic Design The ...

Overview of digital logic design. Implementation technologies, timing in combinational and sequential circuits, EDA tools, basic arithmetic units, introduction to simulation and synthesis using ...