News

Electronic Design2y
Superfast CMOS SRAM Macros With Copper Interconnects Cut Access Times To 430 ps
By employing an enhanced 0.18-µm bulk CMOS process with copper interconnects ... configured in a four-way set-associative architecture. It's organized as 1024 entries. Each of the four sets ...
New Electronics9y
Transmitter architecture suits RF CMOS SoCs
Belgian nanoelectronics research center imec and Vrije Universiteit Brussel claim to have overcome this with a transmitter architecture that combines the best of both worlds. The partners have ...
Design-Reuse19y
Samsung Electronics Develops DVB-H Chipset with Zero-IF CMOS RF Tuner and SoC Channel Decoder
CMOS (complimentary metal-oxide semiconductor) RF tuner (S5M8600) and a DVB-H/T-compliant (DVB handheld and terrestrial TV standard) channel decoder (S3C4F10) with a CPU and embedded memory. Samsung's ...
Semiconductor Engineering3y
Hybrid architecture based on two-dimensional memristor crossbar array and CMOS integrated circuit for edge computing
The CMOS circuit is used to design the encoder unit, and a h-BN crossbar array of 2D hexagonal boron nitride (h-BN) based memristors is used to implement the decoder functionality. The proposed hybrid ...