To correct this, select Edit | Centre Circuit from the simulator menu.) In Verilog there is a delay statement you can use to model this kind of behavior ... more about a D flip flop later, but ...

Now the circuit will work fine if the longest delay from one flip flop’s output ... here with the code for it below. // The 12MHz clock is too fast // The first counter will / 2^16 (about ...